ASIC/FPGA Design and Verification Engineer
SyoSil ApS · CVR 29399417
Are you a design or verification engineer with ASIC/FPGA skills, and do you have a flair for client communication? If so, then SyoSil has a great career opportunity for you. SyoSil will soon initiate a new project, for which we search for new team members to join our existing staff of 20 highly qualified ASIC engineers. We both look for seniors as well as newly graduated engineers. The project will focus on digital design and verification for an RF radio ASIC, being part of a large international multi-team project. In this project, SyoSil will assume the full responsibility of several IP …
Dette jobopslag fra SyoSil ApS er hentet fra Jobnet. jajob.dk viser en kopi og tjekker flere gange dagligt, at det stadig er åbent. Ansøgninger går til arbejdsgiverens egen side.
Søg på virksomhedens side ↗Rekrutterer du for SyoSil ApS? Slå job op gratis på jajob.dk.